

Control Unit:

- ↳ Initiates a sequence of micro-operations

Types of CU:

• Hard-Wired

- ↳ The control logic is implemented using gates, F/Fs, decoders etc.

+ Fast ops

- Wiring change (if design needs to be modified)

• Micro-programmed

- ↳ The control information is stored in ^{control} memory, and control memory is programmed to initiate the required seq of micro-ops

+ Any req change can be done by updating micro-program in control memory

- Slow operation

Control Word:

- ↳ The control variables at any given time can be represented by a string of 1's & 0's.


- ↳ Each word in control memory contains a micro-instruction

Micro-instruction

- ↳ Specifies one or more micro-ops

Micro-program:

- ↳ A sequence of micro-instruction



Micro-programmed CU:

- ↳ A CU whose binary control variables are stored in control memory

• Static Micro-programming

- ↳ Since alterations of micro-program are not needed once CU is in operation. So it can be made permanent

- ↳ Control memory = ROM → commonly used

↳ Fast & Cheaper

• Dynamic Micro-programming:

- ↳ Prevents occasional user from changing the architecture of the system

- ↳ Micro-program initially loaded from Aux memory like magnetic disk.


- ↳ Control memory = RAM

↳ A computer that employs a micro-programmed control unit will have two separate memories:

1. Main Memory → Store user program (Machine instructions)
2. Control Memory

↳ To store
micro-programs
(micro-instructions)


Micro-program
has micro-instructions



user writes Machine instuch


Machine instruction calls it's micro-program to execute the machine instruction

Each micro-instruction has micro-operations.



◆ Microprogrammed control Organization : Fig. 7-1

- 1) Control Memory
 - » A memory is part of a control unit : *Microprogram*
 - » Computer Memory (employs a microprogrammed control unit)
 - Main Memory : for storing user program (*Machine instruction/data*)
 - Control Memory : for storing microprogram (*Microinstruction*)
- 2) Control Address Register
 - » Specify the address of the microinstruction
- 3) Sequencer (= *Next Address Generator*)
 - » Determine the address sequence that is read from control memory
 - » Next address of the next microinstruction can be specified several way depending on the sequencer input : p. 217, [1, 2, 3, and 4]




- 4) Control Data Register (= *Pipeline Register*)
 - » Hold the microinstruction read from control memory
 - » Allows the execution of the microoperations specified by the control word *simultaneously* with the generation of the next microinstruction

Routine

- ↳ Micro-instructions are stored in Micro-program in groups called Routine.
- ↳ Each computer instructions has it's own micro-program routine in control memory to generate the micro-ops that exe the instruction.

Mapping:

- ↳ Instruction Code $\longrightarrow$ Address in Control memory (Where micro-program is stored)



□ Multiplexer

- ① CAR Increment
- ② JMP/CALL
- ③ Mapping
- ④ Subroutine Return

□ CAR : Control Address Register


- » CAR receive the address from 4 different paths

- 1) Incrementer
- 2) Branch address from control memory
- 3) Mapping Logic
- 4) SBR : Subroutine Register

□ SBR : Subroutine Register

- » Return Address can not be stored in ROM
- » Return Address for a subroutine is stored in SBR

Mapping:




↳ Implemented by ROM or PLA

2

4

Total 6 potential micro-instructions


Computer configuration




↳ Consists of

- 2 memories
 - ↳ Main memory
 - ↳ Control memory
- 4 CPU Register & ALU
- 2 CU register
 - ↳ SBR
 - ↳ CAR

Machine instruction format



Micro-instruction format:



F1	Microoperation	Symbol
000	None	NOP
001	$AC \leftarrow AC + DR$	ADD
010	$AC \leftarrow 0$	CLRAC
011	$AC \leftarrow AC + 1$	INCAC
100	$AC \leftarrow DR$	DRTAC
101	$AR \leftarrow DR(0-10)$	DRTAR
110	$AR \leftarrow PC$	PCTAR
111	$M[AR] \leftarrow DR$	WRITE

F2	Microoperation	Symbol
000	None	NOP
001	$AC \leftarrow AC - DR$	SUB
010	$AC \leftarrow AC \vee DR$	OR
011	$AC \leftarrow AC \wedge DR$	AND
100	$DR \leftarrow M[AR]$	READ
101	$DR \leftarrow AC$	ACTDR
110	$DR \leftarrow DR + 1$	INCDR
111	$DR(0-10) \leftarrow PC$	PCTDR

F3	Microoperation	Symbol
000	None	NOP
001	$AC \leftarrow AC \oplus DR$	XOR
010	$AC \leftarrow AC'$	COM
011	$AC \leftarrow \text{shl } AC$	SHL
100	$AC \leftarrow \text{shr } AC$	SHR
101	$PC \leftarrow PC + 1$	INCP
110	$PC \leftarrow AR$	ARTPC
111	Reserved	

□ 2 bit Condition Fields : CD

- » 00 : Unconditional branch, **U** = Always 1
- » 01 : Indirect address bit, **I** = DR(15)
- » 10 : Sign bit of AC, **S** = AC(15)
- » 11 : Zero value in AC, **Z** = AC = 0

□ 2 bit Branch Fields : BR

» 00 : **JMP**

- Condition = 0 : **1** $CAR \leftarrow CAR + 1$
- Condition = 1 : **2** $CAR \leftarrow AD$

» 01 : **CALL**

- Condition = 0 : **1** $CAR \leftarrow CAR + 1$
- Condition = 1 : **2** $CAR \leftarrow AD, SBR \leftarrow CAR + 1$

» 10 : **RET**

3 $CAR \leftarrow SBR$

» 11 : **MAP**

4 $CAR(2-5) \leftarrow DR(11-14), CAR(0, 1, 6) \leftarrow 0$

Save Return Address

Restore Return Address

□ 7 bit Address Fields : AD

- » 128 word : 128 X 20 bit

Symbolic Microinstruction

① Label Field : Terminated with a colon (:)

② Microoperation Field : one, two, or three symbols, separated by commas

③ CD Field : U, I, S, or Z

④ BR Field : JMP, CALL, RET, or MAP

① Label	② Microoperation	③ CD	④ BR	⑤ AD
FETCH:	ORG 64			
	PCTAR	U	JMP	NEXT
	READ, INCPC	U	JMP	NEXT
	DRTAR	U	MAP	0

⑤ AD Field

a. Symbolic Address : Label (= Address)


b. Symbol "NEXT" : next address

c. Symbol "RET" or "MAP" : AD field = 0000000


□ ORG : Pseudoinstruction(*define the origin, or first address of routine*)

Binary address	F1	F2	F3	CD	BR	AD
1000000	110	000	000	00	00	1000001
1000001	000	100	101	00	00	1000010
1000010	101	000	000	00	11	0000000

Design of Control Unit:



Micro-program Sequences:



Next micro-instruction logic

S_1S_0	Address Source
00	CAR + 1, In-Line
01	SBR RETURN
10	CS(AD), Branch or CALL
11	MAP

Condition & Branch control

I_1I_0T	Meaning	Source of Address	S_1S_0	L
000	In-Line	CAR+1	00	0
001	JMP	CS(AD)	01	0
010	In-Line	CAR+1	00	0
011	CALL	CS(AD) and SBR <- CAR+1	01	1
10x	RET	SBR	10	0
11x	MAP	DR(11-14)	11	0

Book Qs:

Q1.

- ↳ Micro-processor is a hard-ware component.
- ↳ Micro-program is a sequence of micro-instructions.
- ↳ Yes, we can design a CU without micro-program. Hardwired CU requires no micro-program.
- ↳ No, micro-programmed computers don't have to be a micro-processor.

Q2.

• Hard-Wired

- ↳ The control logic is implemented using gates, F/Fs, decoders etc.

+ Fast ops

- Wiring change (if design needs to be modified)

• Micro-programmed

- ↳ The control information is stored in memory, and control memory is programmed to initiate the required seq of micro-ops

+ Any req change can be done by updating micro-program in control memory

- Slow operation

- ↳ Hard-wired CU don't have control memory.

Q3.

Micro-operation: Elementary digital Computer ops done in one clk pulse

Micro-instruction: Sequence of micro-operations

Micro-program/Micro-code: Sequence of micro-instructions

Q5.

32 total bits

16 bits for micro-operations

$$\text{So, } 32 - 16 = 16$$

$$\text{As, } 2^{10} = 1024 \text{ words}$$

$$16 - 10 = 6$$

(a) Branch address field: 10

Select field: 6

$$(b) 2^4 = 16$$

So, 4 bits

$$(c) 6 - 4 = 2$$

Q4.

freq of each CLK:

$$\frac{1}{100 \times 10^9} = 10 \text{ MHz}$$

Sequence
40 + 10 + 40 + 10
CAR Data register

Q6.

(a) $2^{12} = 4096$

So, CAR has 12 bits

(b) Each will be 12 bits as they are all addresses of control memory

(c) $n \times 1$ Mux

12 4×1 Mux

If DR is removed, we can use single phase clk

$$freq = \frac{1}{40 \times 10^{-9}} = 11.1 \text{ MHz}$$

$40 + 10 + 40 \leftarrow$

Q7.

(a) 0010

(b) 1011

(c) 1111

0001000

0101100

0111100

Q8.

op-code: 6 bits

Total words: 2048


So, $2^{11} = 2048$

00XXXXXX000

Remaining bits

8 consecutive micro-instructions

Q9. ROM can be programmed to provide any desired address for a given inputs from the instruction



Contains pre-programmed addr of routine at each address

Q10.

↳ We need two MUX because we need branching capabilities, normal incremented address. Also, DR can have branch address or simply an operand.

↳ Other options instead of MUX include tri-state buffers, or gate logic.

Q11.

(a) $AC \leftarrow AC + 1, DR \leftarrow DR + 1$

0 1 1

1 1 0

0 0 0

b)

$DR \leftarrow M[AR], PC \leftarrow PC + 1$

0 0 0

1 0 0

1 0 1

(c)

$AC \leftarrow DR, DR \leftarrow AC$

1 0 0

1 0 1

0 0 0

Q12.

(a) $DR \leftarrow M[AR], PC \leftarrow PC + 1$

0 0 0 1 0 0 1 0 1

b) $DR \leftarrow AC, AC \leftarrow DR$

1 0 0 1 0 1 0 0 0

(c) $PC \leftarrow AR, AC \leftarrow DR, M[AR] \leftarrow DR$

1 0 0 1 1 0

1 1 1 } error
can't have
two F1

Q13.

ADD:	Read ADD	I U	Call Jmp	INDR2 FETCH	} Read from memory in DR 1 Go to subroutine INDR2 if I is 1
------	-------------	--------	-------------	----------------	---

INDR2:	DR ← AR READ	U U	Jmp Ret	NEXT
--------	-----------------	--------	------------	------

Q14.

ORG 40			
NOP	S	JMP	FETCH
NOP	Z	JMP	FETCH
NOP	I	CALL	INDRCT
ARTPC	U	JMP	FETCH

(a) if we have a signed or zero value we skip the current instruct.

else we read address in AR if I is 1 & then we go to next instruction.

(b)

40:	0 0 0	0 0 0	0 0 0	1 0	0 0	64
41:	0 0 0	0 0 0	0 0 0	1 1	0 0	64
42:	0 0 0	0 0 0	0 0 0	0 1	0 1	67
43:	0 0 0	0 0 0	1 1 0	0 0	0 0	64

Q15.

Address	F1			F2			F3			Binary Microprogram							
60	0	1	0	0	0	0	0	1	0	0	0	0	1	0	0	0	0
61	1	1	1	1	0	0	0	0	0	0	1	0	1	1	0	0	0
62	0	0	1	0	0	1	0	0	0	1	0	1	0	0	1	1	1
63	1	0	1	1	1	0	0	0	0	1	1	1	1	0	1	1	1

(a)
(b)

ORG 60

CLRAC, COM → Accessing AC at the same time

Write, Read → Accessing DR at same time

ADD, SUB → Accessing AC at the same time

DRTAR, INCOR → Accessing DR at same time

U

I

S

Z

Unconditional jump to INDIRECT routine with no way to return

Jmp 67

Call → Behaves as jmp when I=0

64

RET → returning to whatever's in SBR independent of S

NEXT

MAP 60

↳ Executed independent of Z & 60.

Q16.

ORG 16

AND:

NOP

READ

AND

I

U

U

Call

Jmp

Jmp

INDRECT

NEXT

FETCH

SUB: ORh 20
NOP I Call INDRCT
READ U Jmp NEXT
SUB U Jmp FETCH

ADH: ORh 24
NOP I Call INDRCT
READ U Jmp NEXT
ORTAC, ACTDR U Jmp NEXT
ADD U Jmp NEXT
ORTAC, ACTDR U Jmp NEXT
WRITE U Jmp FETCH

BTCL: ORh 28
NOP I Call INDRCT
READ U Jmp NEXT
ORTAC, ACTDR U Jmp NEXT
COM U Jmp NEXT
AND U Jmp FETCH

BZ: ORh 32
NOP Z Jmp BRC
NOP U Jmp FETCH

BRC: NOP I Call INDRCT
ARTPC U Jmp FETCH

SEQ: ORh 36
NOP I Call INDRCT
READ U Jmp NEXT
ORTAC, ACTDR U Jmp NEXT
XOR U Jmp NEXT
ORTAC, ACTDR Z Jmp EQUAL
NOP U Jmp FETCH

EQUAL: INCP C U Jmp FETCH

ORh 40

BPNZ: NOP S Jmp FETCH
NOP Z Jmp FETCH

AC > 0

NOP I Call INDIRECT $\rightarrow AR = PC$
 ARTPC U Jmp FETCH

Q17.

ISZ: NOP I Call INDIRECT
 READ U Jmp NEXT
 INC DR U Jmp NEXT
 ORIAC, ACTDR U Jmp NEXT
 ORIAC, ACTDR Z Jmp SKIP
 WRITE U Jmp FETCH

$DR \leftarrow M[AR]$
 $DR \leftarrow DR + 1$
 if $(DR = 0)$ $PC \leftarrow PC + 1$,
 $M[AR] \leftarrow DR$

SKIP: INCPC, WRITE U Jmp FETCH

Q18.

BSA: NOP I Call INDIRECT
 PCTOR, ARTPC U Jmp NEXT
 WRITE, INCPC U Jmp FETCH

$M[AR] \leftarrow PC$
 $AR \leftarrow AR + 1$
 $PC \leftarrow AR$

Q19.

From table,

5: $PC \leftarrow PC + 1$

6: $PC \leftarrow AR$

Q20.


00000 | 0000
 31 15 = 46

$\hookrightarrow$ 1 bit from each is for None

Q21. 16 registers need 4 bits

ALU needs 5 bits

Shifter needs 3 bits



(a), (b) 4 4 4 5 3
 SRC1 SRC2 DEST ALU SHIFT
 (c) 0101 0110 0100 00100 000

Q22.
BR field

		I ₂	I ₁	I ₀	T		S ₁	S ₀	L	
0	1	0	0	0	0		0	1	0	Jmp to AD
0	0	0	0	0	1		0	0	0	CAR ← CAR + 1
0	1	0	0	1	0		0	1	0	Jmp to AD
0	1	0	0	1	1		0	1	0	Jmp to AD
0	0	0	1	0	0		0	0	0	CAR ← CAR + 1
0	1	0	1	0	1		0	1	0	Jmp to AD
1	0	0	1	1	0		1	0	0	RET
1	0	0	1	1	1		1	0	0	RET
0	0	1	0	0	0		0	0	0	CAR ← CAR + 1
0	0	1	0	0	1		0	0	0	CAR ← CAR + 1
0	1	1	0	1	0		0	1	0	Jmp to AD
0	1	1	0	1	1		0	1	0	Jmp to AD
0	0	1	1	0	0		0	0	0	CAR ← CAR + 1
0	1	1	1	0	1		0	1	1	
1	1	1	1	1	0		1	1	0	
1	1	1	1	1	1		1	1	0	

Jmp to AD
 CAR ← CAR + 1
 Jmp to AD } As I₂
 Jmp to AD } T is X
 CAR ← CAR + 1
 Jmp to AD
 RET
 RET
 CAR ← CAR + 1
 CAR ← CAR + 1
 Jmp to AD
 Jmp to AD
 CAR ← CAR + 1

S₁

I ₂ I ₁ \ I ₀ T	00	01	11	10
00	0	0	0	0
01	0	0	1	1
11	0	0	1	1
10	0	0	0	0

S₀

I ₂ I ₁ \ I ₀ T	00	01	11	10
00	1	0	1	1
01	0	1	0	0
11	0	1	1	1
10	0	0	1	1

S₁ = I₁I₀


S₀ = I₂I₀ + I₁I₀ + I₁I₀T + I₂I₁T

L


I ₂ I ₁ \ I ₀ T	00	01	11	10
00				
01				
11		1		
10				

L = I₂I₁I₀T

Q23.



Q24.



$$\text{Test} \oplus 0 = \text{Test}$$

$$\text{Test} \oplus 1 = \overline{\text{Test}}$$

P is used to determine polarity of selected status bit